

WHAT IS CLAIMED IS:

1. A non-volatile semiconductor memory device, comprising:
a semiconductor substrate;
first and second semiconductor regions of a first
5 conductivity type formed in said semiconductor substrate;
a first channel region and a second channel region
between said first semiconductor region and said second
semiconductor region in said semiconductor substrate, said
first channel region being located on the side close to said
10 first semiconductor region and said second channel region being
located on the side close to said second semiconductor region;
a first gate formed above said first channel region via a
first insulator; and
a second gate formed above said second channel region via
15 a second insulator,
wherein writing and erasing operations are performed by
injecting electric charge into said second insulator, and
the charge density of an impurity in said first channel
region is different from the charge density of an impurity in
20 said second channel region.
2. The non-volatile semiconductor memory device according to
claim 1,
wherein the charge density of an impurity in said second
25 channel region is lower than the charge density of an impurity
in said first channel region.
3. The non-volatile semiconductor memory device according to
claim 1,

wherein the impurity of a second conductivity type opposite to said first conductivity type is introduced into said first channel region, and the impurity of the first conductivity type and the impurity of the second conductivity type are introduced into said second channel region.

4. The non-volatile semiconductor memory device according to claim 1,

wherein said second insulator is a laminated film of a silicon oxide film, a silicon nitride film, and a silicon oxide film.

5. The non-volatile semiconductor memory device according to claim 1,

wherein the thickness of said second insulator is larger than the thickness of said first insulator.

6. The non-volatile semiconductor memory device according to claim 1,

wherein the charge density of an impurity in said second channel region is set within the range of $10^{17}/\text{cm}^3$ to $10^{18}/\text{cm}^3$.

7. The non-volatile semiconductor memory device according to claim 1,

wherein said second gate is adjacent to said first gate via said second insulator.

8. The non-volatile semiconductor memory device according to claim 1,

wherein said second insulator has a charge holding function, the writing operation is performed by injecting electrons into said second insulator, and the erasing operation is performed by injecting holes into said second insulator.

5

9. A non-volatile semiconductor memory device, comprising:
a semiconductor substrate;

first and second semiconductor regions of a first conductivity type formed in said semiconductor substrate;

10 a first channel region and a second channel region
between said first semiconductor region and said second
semiconductor region in said semiconductor substrate, said
first channel region being located on the side close to said
first semiconductor region and said second channel region being
15 located on the side close to said second semiconductor region;

a first gate formed above said first channel region via a
first insulator; and

a second gate formed above said second channel region via
a second insulator,

20 wherein writing and erasing operations are performed by
injecting electric charge into said second insulator,

said second channel region includes a first region on the
side close to said second semiconductor region and a second
region on the side close to said first channel region, and the
25 charge density of an impurity in said first region is higher
than the charge density of an impurity in said second region.

10. The non-volatile semiconductor memory device according to
claim 9,

wherein the impurity concentration of the second conductivity type opposite to said first conductivity type of said first region is higher than the impurity concentration of the second conductivity type of said second region.

5

11. The non-volatile semiconductor memory device according to claim 9,

wherein the impurity of the second conductivity type opposite to said first conductivity type is introduced into said first channel region, the impurity of the first conductivity type and the impurity of the second conductivity type are introduced into said second channel region, and the impurity concentration of the second conductivity type of said first region is higher than the impurity concentration of the second conductivity type of said second region.

10

15

12. The non-volatile semiconductor memory device according to claim 9,

wherein said second insulator is a laminated film of a silicon oxide film, a silicon nitride film, and a silicon oxide film.

20

13. The non-volatile semiconductor memory device according to claim 9,

wherein the charge density of an impurity in said first channel region is higher than the charge density of an impurity in said second region.

25

14. The non-volatile semiconductor memory device according to

claim 9,

wherein said second gate is adjacent to said first gate via said second insulator.

5 15. The non-volatile semiconductor memory device according to claim 9,

wherein said second insulator has a charge holding function, the writing operation is performed by injecting electrons into said second insulator, and the erasing operation
10 is performed by injecting holes into said second insulator.

16. A non-volatile semiconductor memory device, comprising:

a semiconductor substrate;

first and second semiconductor regions of a first
15 conductivity type formed in said semiconductor substrate;

a first channel region and a second channel region between said first semiconductor region and said second semiconductor region in said semiconductor substrate, said first channel region being located on the side close to said
20 first semiconductor region and said second channel region being located on the side close to said second semiconductor region;

a first gate formed above said first channel region via a first insulator; and

a second gate formed above said second channel region via
25 a second insulator,

wherein writing and erasing operations are performed by injecting electric charge into said second insulator, and

the charge density of an impurity in said second channel region is set within the range of $10^{17}/\text{cm}^3$ to $10^{18}/\text{cm}^3$.

17. A non-volatile semiconductor memory device, comprising:
a semiconductor substrate;

first and second semiconductor regions of a first
5 conductivity type formed in said semiconductor substrate;

a first channel region and a second channel region
between said first semiconductor region and said second
semiconductor region in said semiconductor substrate, said
first channel region being located on the side close to said
10 first semiconductor region and said second channel region being
located on the side close to said second semiconductor region;

a first gate formed above said first channel region via a
first insulator; and

a second gate formed above said second channel region via
15 a second insulator,

wherein writing and erasing operations are performed by
injecting electric charge into said second insulator, and

when injecting holes into said second insulator, voltage
pulse for injecting holes into said second insulator is applied
20 several times to said second gate and said second semiconductor
region.

18. The non-volatile semiconductor memory device according to
claim 17,

25 wherein said voltage pulse applies negative potential to
said second gate and applies positive potential to said second
semiconductor region.

19. A non-volatile semiconductor memory device, comprising:

a semiconductor substrate;

first and second semiconductor regions of a first conductivity type formed in said semiconductor substrate;

a first channel region and a second channel region
5 between said first semiconductor region and said second semiconductor region in said semiconductor substrate, said first channel region being located on the side close to said first semiconductor region and said second channel region being located on the side close to said second semiconductor region;

10 a first gate formed above said first channel region via a first insulator; and

a second gate formed above said second channel region via a second insulator,

wherein writing and erasing operations are performed by
15 injecting electric charge into said second insulator, and

when injecting holes into said second insulator by applying first voltage pulse which applies negative potential to said second gate and applies positive potential to said second semiconductor region, second voltage pulse for applying
20 positive potential to said second gate electrode is applied before applying said first voltage pulse.

20. A non-volatile semiconductor memory device, comprising:

a semiconductor substrate;

25 first and second semiconductor regions of a first conductivity type formed in said semiconductor substrate;

a first channel region and a second channel region between said first semiconductor region and said second semiconductor region in said semiconductor substrate, said

first channel region being located on the side close to said first semiconductor region and said second channel region being located on the side close to said second semiconductor region;

5 a first gate formed above said first channel region via a first insulator; and

a second gate formed above said second channel region via a second insulator,

wherein writing and erasing operations are performed by injecting electric charge into said second insulator, and

10 after injecting holes into said second insulator by applying first voltage pulse which applies negative potential to said second gate and applies positive potential to said second semiconductor region, second voltage pulse which applies negative potential to said second gate electrode and applies
15 ground potential to said second semiconductor region is applied.

21. A non-volatile semiconductor memory device, comprising:

a semiconductor substrate;

20 first and second semiconductor regions of a first conductivity type formed in said semiconductor substrate;

a first channel region and a second channel region between said first semiconductor region and said second semiconductor region in said semiconductor substrate, said first channel region being located on the side close to said
25 first semiconductor region and said second channel region being located on the side close to said second semiconductor region;

a first gate formed above said first channel region via a first insulator; and

a second gate formed above said second channel region via

a second insulator,

wherein writing and erasing operations are performed by injecting electric charge into said second insulator,

when injecting electrons into said second insulator,
5 potential higher than that of said first semiconductor region is applied to said second semiconductor region and potential higher than that of said second semiconductor region is applied to said second gate,

when injecting holes into said second insulator,
10 potential lower than that of said second semiconductor region is applied to said second gate, and

when reading data of the charge injected into said second insulator, potential higher than that of said first semiconductor region is applied to said second semiconductor
15 region.

22. A fabrication method of a non-volatile semiconductor memory device, comprising the steps of:

(a) preparing a semiconductor substrate having a first
20 semiconductor region of a first conductivity type;

(b) forming a first conductive film for a first gate above said first semiconductor region via a first insulator;

(c) performing ion implantation of a first impurity into said first semiconductor region with using said first
25 conductive film as a mask;

(d) forming a second insulator above said first semiconductor region so as to cover said first conductive film;

(e) forming a second conductive film for a second gate on said second insulator; and

(f) etching said second conductive film so that a part of said second conductive film can be left on the side surface of said first conductive film via said second insulator.

5 23. The fabrication method of a non-volatile semiconductor memory device according to claim 22,

wherein said first impurity ion-implanted in said step (c) has a second conductivity type opposite to said first conductivity type.

10

24. The fabrication method of a non-volatile semiconductor memory device according to claim 22,

wherein said second conductive film left on the side surface of said first conductive film in said step (f) is used

15 as said second gate, and

after said step (f), the method further comprises the steps of:

(f1) patterning said first conductive film to form said first gate; and

20 (f2) performing ion implantation with using said first gate and said second gate as a mask, thereby forming second and third semiconductor regions of the second conductivity type in said first semiconductor region.

25 25. The fabrication method of a non-volatile semiconductor memory device according to claim 22,

wherein, in said step (c), said first impurity is not introduced into the region covered with said first conductive film in said first semiconductor region but is introduced into

the region not covered with said first conductive film in said first semiconductor region.

26. The fabrication method of a non-volatile semiconductor memory device according to claim 22,

wherein, in said step (c), said first impurity to be ion-implanted has the first conductivity type,

in the region covered with said first conductive film in said first semiconductor region, said first impurity is introduced to a region at a first depth from the surface of said first semiconductor region through said first conductive film, and

in the region not covered with said first conductive film in said first semiconductor region, said first impurity is introduced to a region at a depth deeper than said first depth from the surface of said first semiconductor region.

27. A fabrication method of a non-volatile semiconductor memory device, comprising the steps of:

(a) preparing a semiconductor substrate having a first semiconductor region of a first conductivity type;

(b) forming a first conductive film for a first gate on said first semiconductor region via a first insulator;

(c) performing the ion implantation of a first impurity into said first semiconductor region with using said first conductive film as a mask;

(d) forming a second insulator above said first semiconductor region so as to cover said first conductive film;

(e) forming a second conductive film for a second gate on

said second insulator;

(f) performing the ion implantation of a second impurity into said first semiconductor region with using said first conductive film and said second conductive film on the side surface of said first conductive film as a mask;

(g) forming a third conductive film on said second conductive film; and

(h) etching said second conductive film and said third conductive film so that a part of said second conductive film and a part of said third conductive film can be left on the side surface of said first conductive film via said second insulator.

28. The fabrication method of a non-volatile semiconductor memory device according to claim 27,

wherein said first impurity ion-implanted in said step (c) has a second conductivity type opposite to said first conductivity type, and

said second impurity ion-implanted in said step (f) has said first conductivity type.

29. The fabrication method of a non-volatile semiconductor memory device according to claim 27,

wherein said second conductive film and said third conductive film left on the side surface of said first conductive film in said step (h) are used as said second gate, and

after said step (h), the method further comprises the steps of:

(h1) patterning said first conductive film to form said first gate; and

(h2) performing the ion implantation with using said first gate and said second gate as a mask, thereby forming
5 second and third semiconductor regions of the second conductivity type in said first semiconductor region.